
DMG32240F028_02WN

Features:

- Based on T5L0, running DGUS II system.
- 2.8 inch, 240*320 pixels resolution, 262K colors, TN TFT display.
- Smart screen without TP, product thickness of only 2.15mm.
- COF structure. The entire core circuit of the smart screen is integrated on the FPC of LCM, featured by light and thin structure, low cost and easy production.
- 50 pins interfaces, including IO, UART, CAN, AD, PWM from CPU core for easy secondary development.





1 External Interface



User interface

PIN	Definition	I/O	Functional Description	
1	+5V	I		
2	+5V	I	Power supply, DC3.6-5.5V.	
3	GND	GND		
4	GND	GND	GND	
5	GND	GND		
6	AD7	I	5 input ADCs. 12-bit resolution in case of 3.3V power supply. 0-3.3V	
7	AD6	I	input voltage. Except for AD6, the rest data is sent to OS core via UART3 in real time with 16KHz sampling rate. AD1 and AD5 can be	
8	AD5	I	used in parallel, and AD3 and AD7 can be used in parallel, which equals to two 32KHz sampling AD. AD1, AD3, AD5, AD7 can be used in	
9	AD3		parallel, which equals to a 64KHz sampling AD; the data is summed	
10	AD1	I	1024 times and then divided by 64 to obtain a 64Hz 16bit AD value by oversampling.	
11	+3.3	О	3.3V output, maximum load of 150mA.	
12	SPK	о	External MOSFET to drive buzzer or speaker. The external 10K resistor should be pulled down to the ground to ensure that power-on is low level.	
13	SD_CD	IO		
14	SD_CK	0		
15	SD_D3	IO	SD/SDHC interface, The SD_CK connects a 22pF capacitor to GND	
16	SD_D2	10	SD/SDHC interface,The SD_CK connects a 22pF capacitor to GNE near the SD card interface.	
17	SD_D1	IO		
18	SD_D0	IO		
19	PWM0	0	2 16-bit PWM output. The external 10K resistor should be pulled down to the ground to ensure that power-on is low level.	
20	PWM1	0	The OS core can be controlled in real time via UART3.	
21	P3.3	ю	If using RX8130 or SD2058 I2C RTC to connect to both IOs,	
22	P3.2	IO	SCL should be connected to P3.2,and SDA connected to P3.3 in parallel with 10K resistor pull-up to 3.3V.	

п

23	P3.1/EX1	Ю	It can be used as an external interrupt 1 input at the same time, and supports both low voltage level or trailing edge interrupt modes.	
24	P3.0/EX0	Ю	It can be used as an external interrupt 0 input at the same time, and supports both low voltage level or trailing edge interrupt modes.	
25	P2.7	ю	IO interface	
26	P2.6	ю	IO interface	
27	P2.5	ю	IO interface	
28	P2.4	10	IO interface	
29	P2.3	ю	IO interface	
30	P2.2	ю	IO interface	
31	P2.1	ю	IO interface	
32	P2.0	ю	IO interface	
33	P1.7	ю	IO interface	
34	P1.6	ю	IO interface	
35	P1.5	ю	IO interface	
36	P1.4	ю	IO interface	
37	P1.3	ю	IO interface	
38	P1.2	ю	IO interface	
39	P1.1	ю	IO interface	
40	P1.0	ю	IO interface	
41	UART4_TXD	0	UART4	
42	UART4_RXD	I	UART4	
43	UART5_TXD	0	UART5	
44	UART5_RXD	I		
45	P0.0	ю	IO interface	
46	P0.1	10	IO interface	
47	CAN_TX	0	CAN interface	
48	CAN_RX	I		
49	UART2_TXD	0	UART2(UART0 serial port of OS core)	
50	UART2_RXD	I		

2 Specification Parameters

2.1 Product Parameters

Main Chip	T5L0
User Interface	50Pin_0.5mm FPC
FLASH	8M Bytes
UI Version	DGUSII / TA
Power Supply	HDL662S adapter board power supply
Display Color	262K colors
Dimensions	2.8 inch
Resolution	240*320
Active Area	43.2mm(W)×57.6mm(H)
Dimension	50.2 mm(W) ×69.3 mm(H) × 2.15 mm(T)
Viewing Angle	Normal viewing angle, typical value of 70° /70° /40° /30° (L/R/U/D)
Backlight Service Life	>10000 hours (Time of the brightness decaying to 50% on the condition of continuous working with the maximum brightness)
Brightness	300nit
Brightness Control	0~100 grade (When the brightness is adjusted to 1%~30% of the maximum brightness, flickering may occur and is not recommended to use in this range)
NIN	

2.2 Interface Pa	arameters	_	-		
ltem	Conditions	Min	Тур	Мах	Unit
Baud Rate	User Set(Configure the CFG file)	3150	115200	3225600	bps
Output	Output 1	3.0	3.3	-	V
Voltage(TXD)	Output 0	-	0	0.3	V
Input	Input 1	-	-	3.3	v
Voltage(RXD)	Input 0	0	-	0.5	v
Interface	UART2: TTL; UART4: TTL; (Only available after OS UART5: TTL; (Only available after OS	•			5
Data Format	UART2: N81; UART4: N81/E81/O81/N82;4 modes (UART5: N81/E81/O81/N82;4 modes (300	

2.3 Electrical specifications

Rated Power	<5W	
Operating Voltage	3.6~5.5V, typical v	alue of 5V
Operating	110mA	VCC=5V, max backlight
Current	50mA	VCC=5V, backlight off
Recommended pe	ower supply: 5V 0.2	2A DC

2.4 Operating Environment

Operating Temperature	-10℃~60℃
Storage Temperature	-20℃~70℃
Operating Humidity	10%~90%RH, typical value of 60% RH

3 Reliability Test

Before mass production of smart screens, a series of procedural reliability tests need to be conducted according to actual application requirements and product specification control standards to ensure product quality.

3.1 ESD Test

Test temperature: 25°C

Test process: the product was placed on the test bench to perform contact and air discharge in turn of the serial screen iron frame and display area as shown in Fig.4.1 below. During the experimental process, it was observed whether the screen is dead, black, white, splash, or reboot. According to the experiment results, the performance is in line with the criteria GB/T 17626.2 B level and above.



4.1Electrostatic discharge test

Discharge Type	Discharge Value	Result
Contact discharge	±4KV	Normal operation
Air discharge	±4KV	Normal operation

3.2 High and Low Temperature Test


Test temperature:-20~70℃

Test process: the product will be placed obliquely in the high and low temperature test chamber for 12h for 20 on and off cycles. Then it will be check at room temperature after power on for the appearance and function, CTP offset situation, jumping point, page random switching and failure.

Temperature	Result	
High temperature (70°C)	Normal operation	
Low temperature (-20°C)	Normal operation	

4 Debug

It is recommended for new users of DWIN smart LCMs to purchase official accessories. For more details, please refer to customer service center.



Operation steps: open serial assistant - custom function command - set command - send.

For example:

(1) Page switching

Tx: 5AA5 07 82 0084 5A01 0008

- (2) Standby backlight setting
 - Tx: 5AA5 07 82 0082 64 32 03E8

1 Winvesteine space 5a 5a 5d 233 undel Image 2 Read variable space 5a 5d 5d 00 02 undel Image	Let Oxide instruction Parties factities Letter factities Image: Second Secon	1 Picture a Composition of the Control of the Contr	send send	cyc	
Suid State State Custor initiateration 9 Function Custor initiateration 9 With sevenish makes Sa 40 48 210 00 12 23 end 2 Read vanishe gases Sa 40 48 210 00 12 23 end end 3 GRA vanishe gases Sa 40 48 210 00 12 23 end end end 3 GRA vanishe gases Sa 40 48 20 00 55 36 35 43 50 end end <th>Let Oxide instruction Sprine factinic instruction Control factor factor instruction Image: Control factor factor instruction Image: Control factor factor instruction Image: Control factor fac</th> <th>Exp Valid Interval 2:000bmp Exp State S</th> <th>send send</th> <th>cyc</th> <th></th>	Let Oxide instruction Sprine factinic instruction Control factor factor instruction Image: Control factor factor instruction Image: Control factor factor instruction Image: Control factor fac	Exp Valid Interval 2:000bmp Exp State S	send send	cyc	
System Exercise Custor fueritia: instruction send opde Interface Custor fueritia: instruction send opde	System Exercise instructions South Exercise instructions end optice Image:	Stokenp System Exerction Carter Exerction Carter Exerction 1 With versisitie space 5 as 50 48 210 00 10 28 30.00 20 1 With versisitie space 5 as 50 48 210 00 10 28 30.00 20 2 DPU reset 5 as 30 48 210 00 10 28 30.00 20 3 DPU reset 5 as 30 48 210 00 10 28 30.00 20 3 DPU reset 5 as 30 48 210 00 10 28 30.00 20 3 Generalization 3450 78 20005 54 30 500 000 3 5 Standy backspit setting 3450 78 20005 54 30 088 3	send		
function Custom instruction send opde 1 Winvalues space 5a 30 48 210 00 01 233 seed Image: Comparison of the comparison of	function Custom instruction end opte A 1 With exactle space 5a s50 482 10 00 07 22 33 end C 2 Read vanishe space 5a s50 482 10 00 07 22 33 end C 3 Read vanishe space 5a s50 482 10 00 02 end C 4 Read vanishe space 5a s50 482 10 00 02 end C 3 GPU read: 5a s50 57 82 0084 5401 0006 end C 4 Page analthing SA50 782 0084 5401 0006 end C 6 C C end end C 7 C C end end C 8 C C end end C 9 C C end	System Exect frame frame in instructions Exect frame instructions Term frame instructions Term f	send		
1 Write versitable space 5a a5 04 82 10 00 01 22 33 undif If 2 Read variable space 5a a5 04 81 10 00 02 seed If If seed If If seed If If If seed If If See shothing SAA0 07 82 0085 460 10008 seed If If seed If If See shothing SAA0 07 82 0085 480 1008 seed If If If If See shothing SAA0 07 82 0085 480 1008 seed If	1 With example space 5.8 of 0.48 21 00 00 12 23 and 2 2 Read variable space 5.8 af 0.48 21 00 00 13 23 and 2 2 Read variable space 5.8 af 0.48 21 00 00 13 2.03 and 2 3 GPU reset 5.8 af 0.48 21 00 00 43 5.0 as 5.8 af 5.8 and 2 4 Page multiming 5.8.45 07 82 0024 54.0 1006 and 2 5 Standard statutiming 5.8.35 07 82 0024 54.2 10165 and 2 6 Statutiming 5.8.35 07 82 0024 54.2 10165 and 2 7 Statutiming 5.8.35 07 82 0024 54.2 10165 and 2 8 and 2 and and 2 10 and and 2 and and and 2	1 With's variable space. 5 5 5 3 2 Read-variable space. 5 a 5 4 10 0 2 2 Read-variable space. 5 a 5 4 10 0 2 3 FUL and the space. 5 a 5 4 10 0 2 10 0 1 10	send		
2 Box dot values space: As a 50 48 10 00 002 and CP 3 CP21 render As a 50 48 20 59 53 55 36 20 CP21 render CP2 4 Proge sensitivity SALS 07 82 0084 5601 0006 CP21 render CP2 5 Stackory baselinget setting SALS 07 82 0084 5401 0006 CP21 render CP2 6	2 Read variable space Sa a5 04 83 100 00 2 sond good 3 CPU reset Sa a5 07 82 000 44 55 as 5 as 5 sond good 4 Pages anticinity SAA5 07 82 0004 455 as 5 ao 5 sond good 5 Standby backlight setting SAA5 07 82 0002 64 32 0358 sond good 6 Sandby backlight setting SAA5 07 82 0002 64 32 0358 sond good 7 Sandby backlight setting SAA5 07 82 0002 64 32 0358 sond good 8 Sandby backlight setting SAA5 07 82 0002 64 32 0358 sond good 9 Sandby backlight setting Sandby backlight setting sond good 10 Sandby backlight setting Sandby backlight setting sond good 11 Sandby backlight setting sond good good 12 Sandby backlight setting sond good good	2 Read variable space 5a a 5 0.4 83 10 00 02. 3 CPU reset 5a a 5 0.07 82.00 45 5a as 5a 4 Pages waiting SAA/07 82.00085 SA01.0006 5 Blandby backlight setting SAA/37 82.20082.64 32.0128			10
2 CPU reset Sa a5 07 82 00 04 55 aa 56 aa 5 sind E 4 Page sentetring SAA4 07 82 0084 540 10000 sind I 5 Standby basilight setting SAA6 07 82 0082 64 32 0285 sind I 6 Image Image sind Image Image Image 8 Image Image Image Image Image Image	3 CPU tent: 54.57 07 20 C00 45 55 av 56 a.5 sent: 4 Pages andring: 54.65 07 26 C002 45 360 10006 sent: 5 Blandry backsjøt setting 54.65 07 26 C002 45 26 0126 sent: 6	3 CPU reset 58-50 708 200 45 55 a 55 a 57 4 Pages winthing SAA5 07 82 20045 540 10068 5 Bisonidary baselight winthing SAA5 07 82 20045 420 1088	send		
4 Page sensitivity SAAS 07 82 2008 5401 0000 sared C 5 Standby subsidget setting SAAS 07 82 2082 54 20126 sared C 6	4 Page switching SA45 07 82 0094 SA01 0008 smid	4 Page seviciting 54A5 07 82 0084 5A01 0008 5 Sanday backlight wetting 54A5 07 82 0082 64 32 0328			
5 Standby backlight setting SAAS 07 82 0082 64 32 03E8 settid - 6 A Settide settide - 7 A Settide settide - 8 A Settide settide -	5 Banday basiligit setting 545 57 82 0082 64 32 0386 setting 6	5 Standby backlight setting 5AA5 07 82 0082 64 32 03E8	send		
6 send 2 7 send 2 8 send 2 9 s	6		send	_	
7 send	7 Seed 8 Seed 9 Seed 10 Seed 11 Seed 12 Seed 13 Seed 14 Seed 15 Seed 16 Seed 17 Seed 18 Seed 19 Seed 10 Seed 11 Seed 12 Seed 13 Seed 14 Seed 15 Seed 16 Seed 17 Seed 18 Seed 19 Seed 10 Seed 10 10 Seed 10 Seed 10 Seed 10 Seed 10 10 10 10 10 10 10 10 10 10		send		
8 send	8		send		
	9 and 10 rend 11 and and 12 and and and		send		
9 send	10 sed 11 sed 12 sed		send		
	11 send 12 send	9	send		
	12 send	10	send		- 12
			send		
			send	_	
13 send 🗆					
		14	send		
],
12			2 2	end end	and C and C
14 send					
		15	send		_

DGUS operation

5 T5L0 ASIC

T5L0 ASIC is a low-power, cost-effective, GUI and application highly integrated single-chip dual-core

ASIC designed by DWIN Technology for small-size LCD and mass produced in 2020.

(1) Mature and stable 8051 core which is the most widely used with the maximum operating frequency of

T5L is up to 250MHz, 1T(single instruction cycle)high speed operation.

(2) Separate GUI CPU core running DGUS II System:

- High-speed display memory, 2.4GB/S bandwidth. 18-bit color display resolution support up to 1024*768 (TA mode), 854*480 (DGUS mode).
- 2D hardware acceleration and the UI with animation and icons as its main feature is extremely cool and smooth.
- Images and icons stored in JPEG format. Adopt Low-cost 16Mbytes SPI Flash.
- High quality ratio and sound restoration and playback.
- 128Kbytes variable storage space for exchanging data with OS CPU Core and memory.
- 2 10-bit 800KHz DC/DC controllers simplify LED backlight, analog power design and save cost and space.
- Support DGUS development and simulation on PC. Support backend remote upgrade.

(3) Separate CPU (OS CPU) core runs user 8051 code or DWIN OS system and user CPU is omitted in practical application:

- Standard 8051 core and instruction set, 64Kbytes code space, 32Kbytes on-chip RAM.
- 64-bit integer mathematical operation unit (MDU), including 64-bit MAC and 64-bit divider.
- Built-in software WDT, 3 16-bit Timers, 12 interrupt signals support up to four levels of interrupt nesting.
- Support IAP online simulation and debugging with unlimited breakpoints.
- Upgrade code online through DGUS system.
- (4) 1Mbytes on-chip Flash with DWIN patent encryption technology ensure code and data security.

(5) Operating temperature ranges from -40°C to +85°C (IC operating temperature customizable from -55°C to 105°C).

(6) Low power consumption and strong anti-interference ability. It can work stably on double-sided PCB and passes EMC/EMI test easily.

6 COF Screen Secondary Development

Standard 8051 core, easy to develop in C language and assembly language.

(1) 22 IOs:

To use output function of IO, you need to open the output control, output strength and peripheral multiplexing power-on initialization configuration. Subsequent use of IO is consistent with the standard 8051 as follows.

```
#include "sys.h"
sbit LED1 = P1^0;
sbit KEY1 = P1^1;
//Pin initialization
void io init()
         PORTDRV = 0x01;//Driving current is 8mA
         P1MDOUT |= 0x01;//Set P1.0 as output to drive LED1 light
        P1MDOUT &= 0xFD;//Set P1.1 as input to read the voltage level change of the pin
void main(void)
         u16 cnt_1ms;
        u16 key1_sta;//Store the voltage level state of the KEY1 pin
         sys init();//System initialization
        io_init();//Pin initialization
        cnt 1ms = 0;
         key1 sta = KEY1;
        while(1)
         {
                 cnt 1ms++;
                  sys_delay_ms(1);// Delay sub-function, LED1 blinks every 500ms.
                  if(cnt_1ms==500)
                  {
                           LED1 = !LED1;
                           cnt 1ms = 0;
                  //If the voltage level of the pin has changed, it will be updated in the interface
                 if(key1_sta!=KEY1)
                  {
                           key1 sta = KEY1;
                           sys_write_vp(0x1000,(u8*)&key1_sta,1);
                 }
        }
```

(2) 3 UARTs:

High-speed serial port, supporting up to 3225600bps,as follows.

```
#include "sys.h"
#include "uart2.h"
void main(void)
        u16 len;
        sys init();//System initialization
        uart2_init(115200);//Initialize serial port 2
        while(1)
        Ł
                  if(uart2_rx_sta&UART2_PACKET_OK)//Received serial packet
                           len = uart2 rx sta&UART2 PACKET LEN;//Get the length of the serial packet without "\r\n"or '\n' terminator
                           uart2_buf[len++] = 0;//Add 2 empty strings at the end
                           uart2_buf[len++] = 0;
                           printf("T5L_C51:%s\r\n",uart2_buf);//Return the received packet to the sender with the prefix "T5L_C51:"
                           sys_write_vp(0x2000,uart2_buf,len/2+1);//At the same time display the packet to the interface
                           uart2_rx_sta = 0;//Reset means that this serial packet is disposed of
                 }
        }
```

(3) 1 CAN:

Only the special function registers of the CAN need to be configured as follows.

void CanInit()

P0MDOUT = 0x04; //P0.2(CAN_TX) is configured as output
P0 = 0xFF; //Output high voltage level
ADR H = 0xFF; //Configuring DGUS variable memory addresses
ADR M = 0x00;
$ADR^{-}L = 0x60$
ADR INC = 1; //Configure address increments
RAMMODE = 0x8F; //Write mode
while(!APP_ACK); //Waiting for confirmation, Among answers of Hardware to 8051 occupied variable memory request,
1=OK and 0=BUSY, which need to continue to wait.
DATA3 = 0x1A; //Variable memory address 0xFF:0060 assignment
DATA2 = 0x17;
DATA1 = 0x0F;
DATA0 = 0;
APP_EN = 1;
while(APP_EN); //Wait for the data operation to be completed, and reset after the operation is completed
DATA3 = 0; //Acceptance register 0xFF:0061 assignment reset
DATA2 = 0;
DATA1 = 0;
DATA0 = 0;
APP_EN = 1;
while(APP_EN); //Wait for the data operation to be completed, and reset after the operation is completed
DATA3 = 0xFF; //Acceptance Mask Register 0xFF:0062 all set to 1, and no acceptance of reception
DATA2 = 0xFF;
DATA1 = 0xFF;
DATA0 = 0xFF;
APP EN = 1;
while(APP_EN); //Wait for the data operation to be completed, and reset after the operation is completed
RAMMODE = 0; //Terminate access to DGUS variable memory
CAN CR = 0xA0; //Open CAN and configure FF0060-FF0062
while(CAN CR&0x20); // Execute the configuration of FF0060-FF0062
ECAN = 1; //Open the CAN interrupt
EA = 1; //Open the total interrupt

(4) 5 A/Ds: 12-bit, supports sampling to 16-bit

Only the special function registers of the A/Ds need to be configured as follows.

(5) 2 PWMs: 16-bit high accuracy, adjustable resolution.

Only need to configure the frequency and duty cycle of PWM as follows.


void Pwm_0()

u8 i=0; u8 temp[6]={0xAA,0x20,0x42,0x56,0x78,0};//Set the pwm_0 duty cycle to 100% Write_Dgus(0x87,0x2042);//Configure the frequency100khz Write_Dgus(0x86,0x5A01);// for(i=0;i<5;i++) //Checksum temp[5]+=temp[i]; for(i=0;i<6;i++)//Configure the duty cycle OneSendData3(temp[i]);

7 Packing Capacity & Dimension

Dimension				
Dimension	50.2(W) ×69.3 (H) × 2.15(T) mm			
Net Weight	-			
Packing Capac	ity			\sim
Model	Size	Layer	Quantity/Layer	Quantity(Pcs)
Carton1:	220mm(L)×160mm(W)×47mm(H)	1	4	4
Carton2:	250mm(L)×200mm(W)×80mm(H)	1	8	8
Carton3:	320mm(L)×270mm(W)×80mm(H)	1	16	16
Carton4:	450mm(L)×350mm(W)×300mm(H)	3	40	120
Carton5:	600mm(L)×450mm(W)×300mm(H)	3	80	240

Disclaimer: The product design is subject to alternation and improvement without prior notice.



8 Revision records

Rev	Revise Date	Content	Editor
00	2023-03-16	First Edition	Xu Ying

Please contact us if you have any questions about the use of this document or our products, or if you would like to know the latest information about our products:

- Customer service Tel: +86 400 018 9008
- Customer service email: dwinhmi@dwin.com.cn
- DWIN Developer Forum: <u>https://forums.dwin-global.com/</u>

Thank you all for continuous support of DWIN, and your approval is the driving force of our progress!