


# TPS7B84-Q1 150-mA, 40-V, Adjustable, Low-Dropout Regulator

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to +125°C, T<sub>A</sub>
  - Junction temperature: –40°C to +150°C, T<sub>J</sub>
- Input voltage range: 3 V to 40 V (42 V max)
- Output voltage range:
  - Adjustable output: 1.2 V to 18 V
  - Fixed output: 3.3 V and 5 V
- Output current: up to 150 mA
- Output voltage accuracy: ±0.75% (max)
- Low dropout voltage:
  - 225 mV (max) at 150 mA ( $V_{OUT} \ge 3.3 \text{ V}$ )
- Low quiescent current:
  - 18  $\mu$ A (typ)
  - 4 µA (max) when disabled
- Excellent line transient response:
  - ±2% V<sub>OUT</sub> deviation during cold-crank
  - ±2% V<sub>OUT</sub> deviation (1-V/µs V<sub>IN</sub> slew rate)
- Stable with a 2.2-µF or larger capacitor
- **Functional Safety-Capable** 
  - Documentation available to aid functional safety system design
- Package options:
  - DRB (8-pin VSON), R<sub>θ,IA</sub>: 50.8°C/W
  - DCY (4-pin SOT-223), R<sub>θJA</sub>: 85.5°C/W

## 2 Applications

- Reconfigurable instrument clusters
- Body control modules (BCM)
- Always-on battery-connected applications:
  - Automotive gateways
  - Remote keyless entries (RKE)



#### Line Transient Response (3-V/µs V<sub>IN</sub> Slew Rate)

## 3 Description

The TPS7B84-Q1 is a low-dropout linear regulator designed to connect to the battery in automotive applications. The device has an input voltage range extending to 40 V, which allows the device to withstand transients (such as load dump) that are anticipated in automotive systems. With only an 18-µA quiescent current, the device is an optimal solution for powering always-on components such as microcontrollers (MCUs) and controller area network (CAN) transceivers in standby systems.

The TPS7B84-Q1 has both fixed and adjustable output types. The wide output voltage range allows the device to generate the bias voltage for silicon carbide (SiC) gate drivers and microphones as well as power MCUs and processors.


The device has state-of-the-art transient response that allows the output to quickly react to changes in load or line (for example, during cold-crank conditions). Additionally, the device has a novel architecture that minimizes output overshoot when recovering from dropout. During normal operation, the device has a tight DC accuracy of ±0.75% over line, load, and temperature.

The device is available in both a SOT223 package and a small VSON package with wettable flanks that facilitates a compact printed circuit board (PCB) design. The low thermal resistance enables sustained operation despite significant dissipation across the device.

## Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS7B84-Q1	VSON (8)	3.00 mm × 3.00 mm		
1 F 3 / D04-Q 1	SOT-223 (4)	6.50 mm × 3.50 mm		

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Schematic** 



## **Table of Contents**

1 Features1	7.4 Device Functional Modes16
2 Applications1	8 Application and Implementation17
3 Description1	8.1 Application Information
4 Revision History2	8.2 Typical Application22
5 Pin Configuration and Functions3	9 Power Supply Recommendations23
6 Specifications4	10 Layout24
6.1 Absolute Maximum Ratings4	10.1 Layout Guidelines24
6.2 ESD Ratings 4	10.2 Layout Examples25
6.3 Recommended Operating Conditions4	11 Device and Documentation Support26
6.4 Thermal Information5	11.1 Device Support26
6.5 Electrical Characteristics5	11.2 Receiving Notification of Documentation Updates. 26
6.6 Typical Characteristics7	11.3 Support Resources
7 Detailed Description13	11.4 Trademarks26
7.1 Overview	11.5 Electrostatic Discharge Caution26
7.2 Functional Block Diagrams	11.6 Glossary26
7.3 Feature Description14	

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision \* (April 2020) to Revision A (November 2020)

Page

Changed document status from advance information to production data......

1



# **5 Pin Configuration and Functions**




Figure 5-1. DCY Package, 4-Pin SOT-223, Top View




Figure 5-2. DRB Package, 8-Pin VSON, Top View

**Table 5-1. Pin Functions** 

PIN		TYPE(1)	DESCRIPTION		
NAME	DCY	DRB	1 ITPE(")	DESCRIPTION	
EN	2	7	I	Enable pin. The device is disabled when the enable pin becomes lower than the enable logic input low level ( $V_{IL}$ ). To ensure the device is enabled, the EN pin must be driven above the logic high level ( $V_{IH}$ ). This pin should not be left floating as this pin is high impedance if it is left floating the part may enable or disable.	
GND	4	5	G	Ground pin. Connect this pin to the thermal pad with a low-impedance connection.	
FB/NC	_	2	I	Feedback pin when using an external resistor divider or an NC pin when using the device with a fixed output voltage. When using the adjustable device this pin must be connected through a resistor divider to the output for the device to function.	
NC	_	3, 4, 6	_	No internal connection. Connect these pins to GND for the best thermal performance.	
IN	1	8	I	Input power-supply voltage pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the <i>Recommended Operating Conditions</i> table and the <i>Input Capacitor</i> section. Place the input capacitor as close to the input of the device as possible.	
OUT	3	1	0	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the <i>Recommended Operating Conditions</i> table and the <i>Output Capacitor</i> section. Place the output capacitor as close to output of the device as possible. If using a high ESR capacitor, decouple the output with a 100-nF ceramic capacitor.	
Thermal pad	_	Pad	_	Thermal pad. Connect the pad to GND for the best possible thermal performance. See the <i>Layout</i> section for more information.	

<sup>(1)</sup> I = input; O = output; G = ground.



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
IN	Unregulated input	-0.3	42	V
EN	Enable input	-0.3	42	V
OUT	Regulated output	-0.3	$V_{IN} + 0.3^{(2)}$	V
FB	Feedback	-0.3	20	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect devicereliability.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-	±2000		
V <sub>(ESD)</sub>	` ′	Charged-device model (CDM), per AEC	All pins	±500	V
		Q100-011	Corner pins	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordancewith the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	3		40	V
V <sub>OUT</sub>	Output voltage	1.2		18	V
I <sub>OUT</sub>	Output current	0		150	mA
F <sub>EN</sub>	Enable pin frequency <sup>(1)</sup>			5	kHz
V <sub>EN</sub>	High voltage (I/O)	0		40	V
C <sub>OUT</sub>	Output capacitor <sup>(3)</sup>	2.2		220	μF
ESR	Output capacitor ESR requirements <sup>(4)</sup>	0.001		2	Ω
C <sub>IN</sub>	Input capacitor <sup>(2)</sup>	0.1	1		μF
T <sub>J</sub>	Operating junction temperature	-40		150	°C

<sup>(1)</sup> Minimum pulse time on the EN pin is 100 μs.

- (2) For robust EMI performance the minimum input capacitance is 500 nF.
- (3) Effective output capacitance of 1  $\mu F$  minimum required for stability.
- (4) If using a large ESR capacitor it is recommended to decouple this with a 100-nF ceramic capacitor to improve transient performance.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

<sup>(2)</sup> The absolute maximum rating is  $V_{IN}$  + 0.3 V or 20 V, whichever is smaller.

#### **6.4 Thermal Information**

		TPS7B84-		
	THERMAL METRIC <sup>(1)</sup> (2)	DRB (VSON)	DCY	Unit
		8 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(3)</sup>	50.8	85.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	55.6	46.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.9	11.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	4.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.9	11	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.5	11	°C/W

- (1) The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.
- (2) For more information about traditional and new thermal metrics, see the Semiconductor and IC PackageThermal Metrics application report.
- (3) The 1s0p  $R_{\theta JA}$  is 212.7°C/W for the DRB package and 168.8°C/W for the DCY package.

#### 6.5 Electrical Characteristics

specified at T<sub>J</sub> = -40°C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 0 mA, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
.,		V <sub>IN</sub> = V <sub>OUT</sub> + 500 mV to 40 V,	T <sub>J</sub> = 25°C	-0.5		0.5	0/
V <sub>OUT</sub>	Regulated output accuracy	I <sub>OUT</sub> = 100 μA to 150 mA <sup>(2)</sup>	$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } +150^{\circ}{\rm C}$	-0.75		0.75	%
		$V_{IN} = V_{OUT} + 500 \text{ mV to}$	T <sub>J</sub> = 25°C	-0.75		0.75	
V <sub>OUT</sub>	Regulated output accuracy DCY	$I_{OUT} = 100 \mu A \text{ to } 150 \text{ mA}^{(2)}$	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$	-1		1	%
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	Change in percent of output voltage	V <sub>IN</sub> = V <sub>OUT</sub> + 500 mV to 40 V, I <sub>OUT</sub> = 100 μA			0.2	0/
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	Change in percent of output voltage	$V_{IN} = V_{OUT} + 500 \text{ mV},$ $I_{OUT} = 100 \mu\text{A to}$ 150 mA, $V_{OUT} \ge 3.3 V$			0.2	%
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation (Adjustable output only)	Change in percent of output voltage	V <sub>IN</sub> = V <sub>OUT</sub> + 500 mV, I <sub>OUT</sub> = 100 μA to 150 mA, V <sub>OUT</sub> < 3.3 V			0.3	%
	Load transient response settling time <sup>(4) (5)</sup>		C <sub>OUT</sub> = 10 μF			100	μs
$\Delta V_{OUT}$	Load transient response	C <sub>OUT</sub> = 10 μF	I <sub>OUT</sub> = 45 mA to 105 mA	-2%		10%	%V <sub>OUT</sub>
	overshoot, undershoot <sup>(5)</sup>		I <sub>OUT</sub> = 0 mA to 150 mA	-10%			70 V OUT
		V <sub>IN</sub> = V <sub>OUT</sub> + 500 mV to 40 V, I <sub>OUT</sub> = 0 mA <sup>(2)</sup>	T <sub>J</sub> = 25°C		18	21	
IQ	Quiescent current	40 V, IOUT - UTIA	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			26	μA
		I <sub>OUT</sub> = 500 μA <sup>(2)</sup>	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			35	
	Shutdown supply current (I <sub>GND</sub> )	V <sub>EN</sub> = 0 V	T <sub>J</sub> = 25°C			2.5	μA
I <sub>SHUTDOWN</sub>	Characterist Supply Carretit (IGND)	VEN VV	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			4	μΛ
		$I_{OUT} \le 1 \text{ mA}, V_{OUT} \ge 3.3 \text{ V}, V_{I}$			47		
$V_{DO}$	Dropout voltage (DCY package)	I <sub>OUT</sub> = 105 mA, V <sub>OUT</sub> ≥ 3.3 V, V <sub>IN</sub> = V <sub>OUT(NOM)</sub>			130	180	mV
		$I_{OUT} = 150 \text{ mA}, V_{OUT} \ge 3.3 \text{ V},$		160	230		



## **6.5 Electrical Characteristics (continued)**

specified at T<sub>J</sub> =  $-40^{\circ}$ C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 0 mA, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted); typical values are at T<sub>J</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$I_{OUT} \le 1 \text{ mA}, V_{OUT} \ge 3.3 \text{ V}, V_{IN} = V_{OUT(NOM)} \times 0.95$			43	
$V_{DO}$	Dropout voltage (fixed output DRB package)	$I_{OUT}$ = 105 mA, $V_{OUT} \ge 3.3$ V, $V_{IN} = V_{OUT(NOM)}$		125	175	mV
	2.1.2 pasiags)	I <sub>OUT</sub> = 150 mA, V <sub>OUT</sub> ≥ 3.3 V, V <sub>IN</sub> = V <sub>OUT(NOM)</sub>		155	225	
	Dropout voltage adjustable output DRB package	$I_{OUT} \le 1 \text{ mA}, V_{IN} = 3 \text{ V}, V_{FB} = 0.61 \text{ V}^{(3)}$			43	
$V_{DO}$	Dropout voltage adjustable output	I <sub>OUT</sub> = 105 mA, V <sub>IN</sub> = 3 V, V <sub>FB</sub> = 0.61 V <sup>(3)</sup>		140	195	mV
	Dropout voltage adjustable output	I <sub>OUT</sub> = 150 mA, V <sub>IN</sub> = 3 V, V <sub>FB</sub> = 0.61 V <sup>(3)</sup>		175	245	
V <sub>FB</sub>	Feedback voltage	Reference voltage for FB	0.645	0.65	0.655	V
I <sub>FB</sub>	Feedback current		-10		10	nA
V <sub>UVLO(RISING)</sub>	Rising input supply UVLO	V <sub>IN</sub> rising	2.6	2.7	2.82	V
V <sub>UVLO(FALLING)</sub>	Falling input supply UVLO	V <sub>IN</sub> falling	2.38	2.5	2.6	V
V <sub>UVLO(HYST)</sub>	V <sub>UVLO</sub> hysteresis			230		mV
V <sub>IL</sub>	Enable logic input low level				0.7	V
V <sub>IH</sub>	Enable logic input high level		2			V
I <sub>EN</sub>	EN pin current	V <sub>EN</sub> = V <sub>IN</sub> = 13.5 V			50	nA
I <sub>CL</sub>	Output current limit	$V_{IN} = V_{OUT(nom)} + 1 V$ , $V_{OUT}$ short to 90% x $V_{OUT(NOM)}$	180	220	260	mA
PSRR	Power-supply ripple rejection	$V_{\text{IN}}$ - $V_{\text{OUT}}$ = 500 mV, frequency = 1 kHz, $I_{\text{OUT}}$ = 150 mA		55		dB
V <sub>n</sub>	Output noise voltage	V <sub>OUT</sub> = 3.3 V, BW = 10 Hz to 100 kHz		280		μV <sub>RMS</sub>
T <sub>SD(SHUTDOWN)</sub>	Junction shutdown temperature			175		°C
T <sub>SD(HYST)</sub>	Hysteresis of thermal shutdown			20		°C

<sup>(1)</sup> Power dissipation is limited to 2W for IC production testing purposes. The power dissipation can be higher during normal operation. Please see the thermal dissipation section for more information on how much power the device can dissipate while maintaining a junction temperature below 150°C.

(5) This specification is specified by design.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated


<sup>(2)</sup> For adjustable devices this parameter is tested in unity gain, so resistor divider tolerances and current is not included.

<sup>(3)</sup> Dropout is not measured for  $V_{IN} \le 3 \text{ V}$ .

<sup>(4)</sup> The settling time is measured from when  $I_{OUT}$  is stepped from 45mA to 105 mA to when the output voltage recovers to  $V_{OUT} = V_{OUT(nom)} - 5$  mV.

## **6.6 Typical Characteristics**

specified at T<sub>J</sub> = -40°C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 100  $\mu$ A, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted)





specified at T<sub>J</sub> = -40°C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 100  $\mu$ A, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted)






Figure 6-11. Noise vs Frequency at 3.3 V

Figure 6-12. Noise vs Frequency at 5.0 V

specified at  $T_J$  = -40 °C to +150 °C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2  $\mu$ F, 1 m $\Omega$  <  $C_{OUT}$  ESR < 2  $\Omega$ ,  $C_{IN}$  = 1  $\mu$ F, and  $V_{EN}$  = 2 V (unless otherwise noted)




 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 1 mA,  $V_{IN}$  = 13.5 V to 40 V, slew rate = 2.7 V/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10 µF




 $V_{OUT}$  = 5 V,  $V_{IN}$  = 5.5 V to 6.5 V,  $t_{rise}$  = 1  $\mu$ s,  $C_{OUT}$  = 10  $\mu$ F





 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 0 mA to 100 mA, slew rate = 1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10 µF

Figure 6-14. Line Transients at 5.5 V to 6.5 V



 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 0 mA to 100 mA, slew rate = 1 A/ $\mu$ s,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10  $\mu$ F

#### Figure 6-15. Load Transient, No Load to 100 mA






Figure 6-17. Load Transient, 45 mA to 105 mA






 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 45 mA to 105 mA, slew rate = 0.1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10 µF


Figure 6-18. Load Transient, 45-mA to 105-mA Rising Edge



specified at T $_J$  = -40°C to +150°C,  $V_{IN}$  = 13.5 V,  $I_{OUT}$  = 100  $\mu$ A,  $C_{OUT}$  = 2.2  $\mu$ F, 1 m $\Omega$  <  $C_{OUT}$  ESR < 2  $\Omega$ ,  $C_{IN}$  = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted)





 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 0 mA to 150 mA, slew rate = 1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10  $\mu$ F





 $V_{OUT}$  = 5 V,  $I_{OUT}$  = 0 mA to 150 mA, slew rate = 1 A/µs,  $V_{EN}$  = 3.3 V,  $C_{OUT}$  = 10  $\mu F$ 

Figure 6-19. Load Transient, No Load to 150 mA









 $V_{IN} = V_{OUT} + 1 V$ ,  $V_{OUT} = 90\% \times V_{OUT(NOM)}$ 




Figure 6-22. Quiescent Current (I<sub>O</sub>) vs V<sub>IN</sub>






Figure 6-23. Quiescent Current (IQ) vs VIN






Figure 6-24. Ground Current (I<sub>GND</sub>) vs I<sub>OUT</sub>

specified at T<sub>J</sub> = -40°C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 100  $\mu$ A, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted)





specified at T<sub>J</sub> =  $-40^{\circ}$ C to +150°C, V<sub>IN</sub> = 13.5 V, I<sub>OUT</sub> = 100  $\mu$ A, C<sub>OUT</sub> = 2.2  $\mu$ F, 1 m $\Omega$  < C<sub>OUT</sub> ESR < 2  $\Omega$ , C<sub>IN</sub> = 1  $\mu$ F, and V<sub>EN</sub> = 2 V (unless otherwise noted)



## 7 Detailed Description

## 7.1 Overview

The TPS7B84-Q1 is a low-dropout linear regulator (LDO) designed to connect to the battery in automotive applications. The device has an input voltage range extending to 40 V, which allows the device to withstand transients (such as load dumps) that are anticipated in automotive systems. With only a 18-µA quiescent current at light loads, the device is an optimal solution for powering always-on components.

The device has a state-of-the-art transient response that allows the output to quickly react to changes in the load or line (for example, during cold-crank conditions). Additionally, the device has a novel architecture that minimizes output overshoot when recovering from dropout. During normal operation, the device has a tight DC accuracy of ±0.75% over line, load, and temperature.

## 7.2 Functional Block Diagrams




Figure 7-1. Adjustable Output Block Diagram




Figure 7-2. Fixed Output Block Diagram

## 7.3 Feature Description

#### 7.3.1 Enable (EN)

The enable pin for the device is an active-high pin. The output voltage is enabled when the voltage of the enable pin is greater than the high-level input voltage of the EN pin and disabled with the enable pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the enable pin to the input of the device.

#### 7.3.2 Undervoltage Lockout

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

#### 7.3.3 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 7.3.4 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brickwall scheme. In a high-load current fault, the brickwall scheme limits the output current to the current limit (I<sub>CL</sub>). I<sub>CL</sub> is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.



Figure 7-3 shows a diagram of the current limit.




Figure 7-3. Current Limit

#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

**Table 7-1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER								
OF ENATING WODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>					
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$					
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$					
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>EN</sub> < V <sub>EN(LOW)</sub>	Not applicable	$T_{J} > T_{SD(shutdown)}$					

#### 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature  $(T_J < T_{SD})$
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

#### 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

## 7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

#### 8.1.1 Input and Output Capacitor Selection

The TPS7B84-Q1 requires an output capacitor of 2.2  $\mu F$  or larger (1  $\mu F$  or larger capacitance) for stability and an equivalent series resistance (ESR) between 0.001  $\Omega$  and 2  $\Omega$ . For the best transient performance, use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and ESR over temperature. When choosing a capacitor for a specific application, be mindful of the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is 220  $\mu F$ .

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

#### 8.1.2 Adjustable Device Feedback Resistor Selection

The adjustable-version device requires external feedback divider resistors to set the output voltage.  $V_{OUT}$  is set using the feedback divider resistors,  $R_1$  and  $R_2$ , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (1)

To ignore the FB pin current error term in the  $V_{OUT}$  equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (2)

#### 8.1.3 Feed-Forward Capacitor (C<sub>FF</sub>)

For the adjustable-voltage version device, a feed-forward capacitor ( $C_{FF}$ ) can be connected from the OUT pin to the FB pin.  $C_{FF}$  improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended  $C_{FF}$  values are listed in the *Recommended Operating Conditions* table. A higher capacitance  $C_{FF}$  can be used; however, the startup time increases. For a detailed description of  $C_{FF}$  tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report.

 $C_{FF}$  and  $R_1$  form a zero in the loop gain at frequency  $f_Z$ , while  $C_{FF}$ ,  $R_1$ , and  $R_2$  form a pole in the loop gain at frequency  $f_P$ .  $C_{FF}$  zero and pole frequencies can be calculated from the following equations:

$$f_Z = 1/(2 \times \pi \times C_{FF} \times R_1) \tag{3}$$

$$f_P = 1 / (2 \times \pi \times C_{FF} \times (R_1 || R_2))$$
 (4)

#### 8.1.4 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (5)

#### 8.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} \le V_{IN} + 0.3 \text{ V}$ .

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- · The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

#### 8.1.6 Power Dissipation (P<sub>D</sub>)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (6)

#### Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{7}$$

Thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

## 8.1.6.1 Thermal Performance Versus Copper Area

The most used thermal resistance parameter,  $R_{\theta JA}$ , is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in the *Thermal Information* table in the *Specifications* section is determined by the JEDEC standard (see Figure 8-1), PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the package junction-to-case (bottom) thermal resistance ( $R_{\theta JCbot}$ ) plus the thermal resistance contribution by the PCB copper.





Figure 8-1. JEDEC Standard 2s2p PCB

Figure 8-2 through Figure 8-4 depict the functions of  $R_{\theta JA}$  and  $\psi_{JB}$  versus copper area and thickness. These plots are generated with a 101.6-mm x 101.6-mm x 1.6-mm PCB of two and four layers. For the four-layer board, the inner planes use a 1-oz copper thickness. Outer layers are simulated with both a 1-oz and 2-oz copper thickness. A 4 x 4 array of thermal vias of 300- $\mu$ m drill diameter and 25- $\mu$ m Cu plating is located beneath the thermal pad of the device. The thermal vias connect the top layer, the bottom layer and, in the case of the 4-layer board, the first inner GND plane. Each of the layers has a copper plane of equal area.





#### 8.1.6.2 Power Dissipation vs Ambient Temperature

Figure 8-6 is based off of a JESD51-7 4 layer high-K board. The allowable power dissipation was estimated using the following equation. As disscussed in the *An empirical analysis of the impact of board layout on LDO thermal performance* application report, thermal dissipation can be improved in the JEDEC high-K layout by adding top layer copper and increasing the number of thermal vias. If a good thermal layout is used, the allowable thermal dissipation can be improved by up to 50%.




Figure 8-6. TPS7B84-Q1 Allowable Power Dissipation

#### 8.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter  $(\psi_{JT})$  and junction-to-board characterization parameter  $(\psi_{JB})$ . These parameters provide two methods for calculating the junction temperature  $(T_J)$ , as described in the following equations. Use the junction-to-top characterization parameter  $(\psi_{JT})$  with the temperature at the center-top of device package  $(T_T)$  to calculate the junction temperature. Use the junction-to-board characterization parameter  $(\psi_{JB})$  with the PCB surface temperature 1 mm from the device package  $(T_B)$  to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{9}$$

where:

- P<sub>D</sub> is the dissipated power
- T<sub>T</sub> is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{10}$$

where

 T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application report.

## 8.2 Typical Application

Figure 8-7 shows a typical application circuit for the TPS7B84-Q1. Use different values of external components, depending on the end application. An application may require a larger output capacitor during fast load steps in order to prevent a reset from occurring. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




Figure 8-7. Typical Application Schematic for the TPS7B84-Q1

## 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

 DESIGN PARAMETER
 EXAMPLE VALUE

 Input voltage range
 6 V to 40 V

 Output voltage
 5 V

 Output current
 100 mA

 Output capacitor
 10 μF

Table 8-1. Design Parameters

#### 8.2.2 Detailed Design Procedure


## 8.2.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 1  $\mu$ F. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. The capacitor value must be between 2.2  $\mu F$  and 200  $\mu F$  and the ESR range must be between 1 m $\Omega$  and 2  $\Omega$ . For this design a low ESR, 10- $\mu F$  ceramic capacitor was used to improve transient performance.

## 8.2.3 Application Curves



# 9 Power Supply Recommendations

This device is designed for operation from an input voltage supply with a range between 3 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B84-Q1, add an electrolytic capacitor and a ceramic bypass capacitor at the input.

## 10 Layout

## 10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to the input and output capacitors is strongly discouraged and negatively affects system performance. TI also recommends a ground reference plane either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similarly to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

#### 10.1.1 Package Mounting

Solder pad footprint recommendations for the TPS7B84-Q1 are available at the end of this document and at www.ti.com.

#### 10.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance

As depicted in Figure 10-1 and Figure 10-2, place the input and output capacitors close to the device for the layout of the TPS7B84-Q1. In order to enhance the thermal performance, place as many vias as possible around the device. These vias improve the heat transfer between the different GND planes in the PCB.

To improve ac performance such as PSRR, output noise, and transient response, TI recommends a board design with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Minimize equivalent series inductance (ESL) and ESR in order to maximize performance and ensure stability. Place each capacitor as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. TI strongly discourages the use of vias and long traces to connect the capacitors because these can negatively impact system performance and may even cause instability.


If possible, and to ensure the maximum performance specified in this document, use the same layout pattern used for the TPS7B84-Q1 evaluation board, available at <a href="https://www.ti.com">www.ti.com</a>.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



# 10.2 Layout Examples



Denotes a via

Figure 10-1. SOT-223 (DCY) Layout




Figure 10-2. VSON (DRB) Layout

## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Device Nomenclature

## Table 11-1. Device Nomenclature (1)

PRODUCT	V <sub>OUT</sub>
TPS7B84xxQ(W)yyyRQ1	<ul> <li>xx is the nominal output voltage (for example, 33 = 3.3 V; 50 = 5.0 V).</li> <li>Q indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard.</li> <li>W indicates the package has wettable flanks.</li> <li>yyy is the package designator.</li> <li>R is the package quantity. R is for reel (3000 pieces).</li> <li>Q1 indicates that this device is an automotive grade (AEC-Q100) device.</li> </ul>

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

www.ti.com 25-Aug-2023

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS7B8401QWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7B8401	Samples
TPS7B8433QDCYRQ1	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	7B8433	Samples
TPS7B8433QDCYRQ1M3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7B8433	Samples
TPS7B8433QWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7B8433	Samples
TPS7B8450QDCYRQ1	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	7B8450	Samples
TPS7B8450QDCYRQ1M3	ACTIVE	SOT-223	DCY	4	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	7B8450	Samples
TPS7B8450QWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7B8450	Samples
TPS7B8480QWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7B8480	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 25-Aug-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 18-Oct-2023

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B8401QWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7B8433QDCYRQ1	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TPS7B8433QDCYRQ1M3	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TPS7B8433QWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7B8450QDCYRQ1	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TPS7B8450QDCYRQ1M3	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TPS7B8450QWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7B8480QWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 18-Oct-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B8401QWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS7B8433QDCYRQ1	SOT-223	DCY	4	2500	366.0	364.0	50.0
TPS7B8433QDCYRQ1M3	SOT-223	DCY	4	2500	366.0	364.0	50.0
TPS7B8433QWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS7B8450QDCYRQ1	SOT-223	DCY	4	2500	340.0	340.0	38.0
TPS7B8450QDCYRQ1M3	SOT-223	DCY	4	2500	340.0	340.0	38.0
TPS7B8450QWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS7B8480QWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



PLASTIC QUAD FLAT PACK- NO LEAD




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## DCY (R-PDSO-G4)

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters (inches).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated