![RP2354B - 32-bit Dual Arm Cortex-M33 & Hazard3 RISC-V CPU - 150MHz - 2MB Flash - 520KB SRAM - 48 Pin GPIO - Microcontroller IC - QFN-80 RP2354B - 32-bit Dual Arm Cortex-M33 & Hazard3 RISC-V CPU - 150MHz - 2MB Flash - 520KB SRAM - 48 Pin GPIO - Microcontroller IC - QFN-80](https://hubtronics.in/image/cache/catalog/IC%20Packages/QFN-80-550x550.jpg)
B2B GST Credit Available
- Stock: 0 in Stock
- SKU: 06419
- Delivery Time
- Bulk & B2B RFQ
RP2354B - 32-bit Dual Arm Cortex-M33 & Hazard3 RISC-V CPU - 150MHz - 2MB Flash - 520KB SRAM - 48 Pin GPIO - Microcontroller IC - QFN-80
RP2354 is the new high-performance, secure microcontroller from Raspberry Pi. With a higher core clock speed, double the on-chip SRAM, more powerful Arm cores, optional RISC-V cores, new security features, and upgraded interfacing capabilities, RP2354 delivers a significant performance and feature boost over its predecessor, RP2040.
RP2354 provides a comprehensive security architecture, built around Arm TrustZone for Cortex-M, and incorporating signed boot, 8KB of antifuse OTP for key storage, SHA-256 acceleration, a hardware TRNG, and fast glitch detectors. These features, including the secure boot ROM, are extensively documented and available to all users without restriction: this transparent approach, which contrasts with the “security through obscurity” offered by legacy vendors, allows professional users to integrate RP2354 into products with confidence.
The unique dual-core, dual-architecture capability of RP2354 allows users to choose between a pair of industry-standard Arm Cortex-M33 cores, and a pair of open-hardware Hazard3 RISC-V cores. Three high-performance Programmable I/O (PIO) co-processors, with a total of twelve independent state machines, support software-defined interfacing, with little or no CPU overhead.
RP2354 offers best-in-class performance for a vast range of applications, from cost optimised embedded computing, to secure applications requiring trusted firmware, to industrial IoT deployments with demanding I/O requirements.