Menu
Your Cart

Delay in Shipments : We are experiencing delay in dispatches due to order backlogs after Diwali Holidays. Please allow 1-2 working days for order dispatch.  Store pickups are closed till 6th November. 

AT86RF212-ZU Transceiver 32-VFQFN

AT86RF212-ZU Transceiver 32-VFQFN
Atmel / Microchip
AT86RF212-ZU Transceiver 32-VFQFN
₹​336.00
₹​284.75 + 18% GST
All Inclusive, Shipping Calculated at Checkout
Assured Cashback of ₹ 3
B2B GST Credit Available
Price in reward points: 285

AT86RF212-ZU Transceiver 32-VFQFN


Technical Datasheet


The AT86RF212 single-chip RF transceiver provides a complete radio interface between the antenna and the microcontroller. It comprises the analog radio part, digital modulation and demodulation, including time and frequency synchronization, as well as data buffering. A single 128 byte TRX buffer stores receive or transmit data. Communication between transmitter and receiver is based on direct sequence spread spectrum with different modulation schemes and spreading codes.

The number of external components is minimized so that only the antenna, a filter (at high output power levels), the crystal, and four bypass capacitors are required. The bidirectional differential antenna pins are used in common for RX and TX, i.e. no external antenna switch is needed. Control of an external power amplifier is supported by two digital control signals (differential operation).

The AT86RF212 supports the IEEE 802.15.4-2006 standard mandatory BPSK modulation and optional O-QPSK modulation in the 868.3 MHz and 915 MHz bands. In addition, it supports the O-QPSK modulation defined in IEEE 802.15.4c-2009 for the Chinese 780 MHz band. For applications not necessarily targeting IEEE compliant networks, the radio transceiver supports proprietary High Data Rate Modes based on O-QPSK.

The AT86RF212 features hardware supported 128 bit security operation. The standalone AES encryption/decryption engine can be accessed in parallel to all PHY operational modes. Configuration of the AT86RF212, reading and writing of data memory, as well as the AES hardware engine are controlled by the SPI interface and additional control signals. 

Write a review

Note: HTML is not translated!
Bad Good
Captcha