Menu
Your Cart

NAU88C22YG 24-bit Stereo Audio Codec with Speaker Driver IC - QFN-32 (5x5)

NAU88C22YG 24-bit Stereo Audio Codec with Speaker Driver IC - QFN-32 (5x5)
nuvoton
NAU88C22YG 24-bit Stereo Audio Codec with Speaker Driver IC - QFN-32 (5x5)
₹​148.00
₹​125.42 + 18% GST
All Inclusive, Shipping Calculated at Checkout
Assured Cashback of ₹ 1
B2B GST Credit Available
Price in reward points: 125

NAU88C22YG 24-bit Stereo Audio Codec with Speaker Driver IC - QFN-32 (5x5)


Datasheet


The NAU88C22YG is a low power, high quality CODEC for portable and general purpose audio applications. In addition to precision 24-bit stereo ADCs and DACs, this device integrates a broad range of additional functions to simplify implementation of complete audio system solutions. The NAU8822 includes drivers for speaker, headphone, and differential or stereo line outputs, and integrates preamps for stereo differential microphones, significantly reducing external component requirements. Also, a fractional PLL is available to accurately generate any audio sample rate for the CODEC using any commonly available system clock from 8MHz through 33MHz.

Advanced on-chip digital signal processing includes a 5-band equalizer, a 3-D audio enhancer, a mixed-signal automatic level control for the microphone or line input through the ADC, and a digital limiter/dynamic-rangecompressor (DRC) function for the playback path. Additional digital filtering options are available in the ADC path, to simplify implementation of specific application requirements such as “wind noise reduction” and speech band enhancement. The digital audio input/output interface can operate as either a master or a slave.

The NAU8822 operates with analog supply voltages from 2.5V to 3.6V, while the digital core can operate at 1.7V to conserve power. The loudspeaker BTL output pair and two auxiliary line outputs can operate using a 5V supply to increase output power capability, enabling the NAU8822 to drive 1 Watt into an external speaker. Internal register controls enable flexible power saving modes by powering down sub-sections of the chip under software control.



Write a review

Note: HTML is not translated!
Bad Good
Captcha